

# CMP 334: *Fifth Class*

Boolean formula → combinational circuit

TINY Instruction Set Architecture green card

Performance

- Metrics of performance

- Performance and execution time

- Relative performance

- CPU Time equation

- Some examples

- Averages and weighted averages

- Amdahl's law (take one)

For next class: HW 4 (begin HW 5) read A.2-, 2.1-4

# Combinational Circuit Design

## Combinational circuit

Output determined by input

## Design process

### 1. Specify semantics

Black Box input and output

Truth Table (input determines output)

### 2. Truth table $\rightarrow$ Boolean formula

### 3. **Minimize Boolean formula** (optional)

Boolean algebra

Karnaugh maps

### 4. **Boolean formula $\rightarrow$ combinational circuit**

# Boolean Formula $\rightarrow$ Combinational Circuit


Input wire for each variable

For each sub-formula


Replace operand with wire (output from its sub-circuit)

Replace operator with gate with output wire


$\sim$  becomes



$\&$  becomes



$|$  becomes




$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}c$$

$$c' = ab + ac + bc$$


$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}\overline{c}$$

$$c' = ab + ac + bc$$




$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}c$$

$$c' = ab + ac + bc$$




$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}c$$

$$c' = ab + ac + bc$$



$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}\overline{c}$$


$$c' = ab + ac + bc$$






$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}\overline{c}$$

$$c' = ab + ac + bc$$



$$r = abc + \overline{a}bc + \overline{a}b\overline{c} + a\overline{b}c$$

$$c' = ab + ac + bc$$



## LEGv8 Reference Data

CORE INSTRUCTION SET in Alphabetical Order by Mnemonic

NAME, MNEMONIC	MAT	FOR- OPCODE (9)	OPERATION (in Verilog)	Notes
ADD	ADD	R	458 R[Rd] = R[Ra] + R[Rn]	
ADD Immediate	ADDI	I	488-489 R[Rd] = R[Ra] + ALUImm	(2,9)
ADD Immediate & Set flags	ADDIIS	I	588-589 R[Rd], FLAGS = R[Ra] + ALUImm	(1,2,9)
ADD & Set flags	ADDIS	R	558 R[Rd], FLAGS = R[Ra] + R[Rn]	(1)
AND	AND	R	450 R[Rd] = R[Ra] & R[Rn]	
AND Immediate	ANDI	I	490-491 R[Rd] = R[Ra] & ALUImm	(2,9)
AND Immediate & Set flags	ANDIIS	I	590-591 R[Rd], FLAGS = R[Ra] & ALUImm	(1,2,9)
AND & Set flags	ANDIS	R	570 R[Rd], FLAGS = R[Ra] & R[Rn]	(1)
Branch	B	B	040-04F PC = PC + BranchAddr	(3,9)
Branch conditionally	B.cond	CB	240-247 R[PC] = PC + CondBranchAddr	(4,9)
Branch with Link	BL	B	440-44F PC = PC + BranchAddr	(3,9)
Branch to Register	BR	R	600 PC = R[Ri]	
Compare & Branch if Not Zero	CBNZ	CB	548-54F R[Ri] != 0 PC = PC + CondBranchAddr	(4,9)
Compare & Branch if Zero	CBZ	CB	540-547 R[Ri] == 0 PC = PC + CondBranchAddr	(4,9)
Exclusive OR	EOR	R	650 R[Rd] = R[Ra] ^ R[Rn]	
Exclusive OR Immediate	EORI	I	690-691 R[Rd] = R[Ra] ^ ALUImm	(2,9)
Load Register	LDR	D	7C2 R[Ri] = M[Ra] + DTAddr	(5)
Load Byte	LDRB	D	1C2 R[Ri] = [8'h0, M[Ra] + DTAddr(7:0)]	(5)
Load Half	LDRH	D	3C2 R[Ri] = [4'h0, M[Ra] + DTAddr(15:0)]	(5)
Load Signed Word	LDRSW	D	9C4 R[Ri] = [32'h0, M[Ra] + DTAddr(31:0)]	(5)
Load Exclusive Register	LDREX	D	642 R[Rd] = M[Ra] + DTAddr	(5,7)
Logical Shift Left	LSL	R	69B R[Rd] = R[Ra] << shamt	
Logical Shift Right	LSR	R	69A R[Rd] = R[Ra] >>> shamt	
MOVe wide with Keyp	MOVK	IM	794-797 R[Rd] = [MOVImm << (Instruction(22:21)*16) = MOVImm]	(6,9)
MOVe wide with Zero	MOVZ	IM	694-697 R[Rd] = [MOVImm << (Instruction(22:21)*16) = 0]	(6,9)
Inclusive OR	ORI	R	550 R[Rd] = R[Ra]   R[Rn]	
Inclusive OR Immediate	ORRI	I	590-591 R[Rd] = R[Ra]   ALUImm	(2,9)
Store Register	STR	D	7C0 M[Ra] + DTAddr = R[Ri]	(5)
Store Byte	STRB	D	1C0 M[Ra] + DTAddr(7:0) = R[Ri](7:0)	(5)
Store Half	STRH	D	3C0 M[Ra] + DTAddr(15:0) = R[Ri](15:0)	(5)
Store Word	STRW	D	9C0 M[Ra] + DTAddr(31:0) = R[Ri](31:0)	(5)
Store Exclusive Register	STREX	D	640 R[Rd] = (atomic)? 0:1	(5,7)
SUBtract	SUB	R	658 R[Rd] = R[Ra] - R[Rn]	
SUBtract Immediate	SUBI	I	688-689 R[Rd] = R[Ra] - ALUImm	(2,9)
SUBtract & Set flags	SUBIIS	I	788-789 R[Rd], FLAGS = R[Ra] - ALUImm	(1,2,9)
SUBtract & Set flags	SUBIS	R	758 R[Rd], FLAGS = R[Ra] - R[Rn]	(1)

1. FLAGS are 4 condition codes set by the ALU operators: Negative, Zero, Overflow, Carry
2. ALUImm = [32'h0, ALU\_immmediate]
3. BranchAddr = [36'h0, BR\_address(25)], BR\_address, 2'90
4. CondBranchAddr = [43'h0, COND\_BR\_address(25)], COND\_BR\_address, 2'90
5. DTAddr = [55'h0, DT\_address(8)], DT\_address
6. MOVImm = [48'h0, MOV\_immmediate]
7. Atomic test/lock pair: R[Ri] = 0 if pair atomic, 1 if not atomic
8. Operands considered assigned numbers (vs. 2's complement)
9. Since L, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes

1. If neither is operand a NaN and Value1 == Value2, FLAGS = 4'h010;
2. If neither is operand a NaN and Value1 < Value2, FLAGS = 4'h1000;
3. If neither is operand a NaN and Value1 > Value2, FLAGS = 4'h0010;
4. If an operand is a NaN, operands are unordered

## ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR- MAT	OPCODE/ SHAMT (Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADD	R	0F3 / 0A S[Rd] = S[Ra] + S[Rn]	
Floating-point ADD Double	FADD	R	0F3 / 0A D[Rd] = D[Ra] + D[Rn]	
Floating-point Compare Single	FCMPD	R	0F1 / 08 FLAGS = 0[Ra] < 0[Rn]	(1,10)
Floating-point Compare Double	FCMPD	R	0F3 / 08 FLAGS = 0[Ra] < 0[Rn]	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1 / 06 S[Rd] = S[Ra] / S[Rn]	
Floating-point DIVide Double	FDIVD	R	0F3 / 06 D[Rd] = D[Ra] / D[Rn]	
Floating-point MULtiply Single	FMSLS	R	0F1 / 02 S[Rd] = S[Ra] * S[Rn]	
Floating-point MULtiply Double	FMSLD	R	0F3 / 02 D[Rd] = D[Ra] * D[Rn]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E S[Rd] = S[Ra] - S[Rn]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E D[Rd] = D[Ra] - D[Rn]	
Load Single Floating-point	LDRSS	R	7C2 S[Ri] = M[Ra] + DTAddr	(5)
Load Double Floating-point	LDRSD	R	7C0 D[Ri] = M[Ra] + DTAddr	(5)
MULtiply	MUL	R	4D8 / 1F R[Rd] = (R[Ra] * S[Rn]) <> 0	
Signed DIVide	SDIV	R	4D6 / 02 R[Rd] = R[Ra] / R[Rn]	
Signed MULtiply High	SHMLH	R	4DA R[Rd] = (R[Ra] * S[Rn]) <> 0(27:16)	
Store Single Floating-point	STRSS	R	7E2 M[Ra] + DTAddr = S[Ri]	(5)
Store Double Floating-point	STRSD	R	7E0 M[Ra] + DTAddr = D[Ri]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03 R[Rd] = R[Ra] / R[Rn]	(8)
Unsigned MULtiply High	UMLH	R	4DE R[Rd] = (R[Ra] * R[Rn]) <> 0(27:16)	(8)

## CORE INSTRUCTION FORMATS

R	opcode	Rn	shamt	Rn	Rd
31	21 20	16 15	10 9	5 4	0
I	opcode	ALUImm		Rn	Rd
31	22 21	10 9	5 4	0	
D	opcode	DT address	op	Rn	Ri
31	21 20	12 11 10 9	5 4	0	
B	opcode	BR address			
31	26 25				0
CB	Opcode	COND BR address		Ri	
31	24 23		5 4	0	
FW	opcode		MOV immediate		Rd
31	21 20		5 4	0	

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
CoMPare	CNP	FLAGS = R[Ra] - R[Rn]
CoMPare Immediate	CNPI	FLAGS = R[Ra] - ALUImm
Load Address	LDA	R[Rd] = R[Ra] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

## OPCODES IN NUMERICAL ORDER BY OPCODE

Instruction	Mnemonic	Format	Width (bits)	Opcode Binary	Shamt Binary	11-bit Opcode Range (I)	Start (Hex)	End (Hex)
B	B	R	6	000101			0A0	0BF
FBFLS	R	I	11	00011110001	000010		0F1	
FDTVS	R	I	11	00011110001	000110		0F1	
FCMPS	R	I	11	00011110001	001000		0F1	
FDMPS	R	I	11	00011110001	001010		0F1	
FDVSS	R	I	11	00011110001	001110		0F1	
FMSLS	R	I	11	00011110011	000010		0F3	
FMSVD	R	I	11	00011110011	000110		0F3	
FCMPS	R	I	11	00011110011	001000		0F3	
FDMPS	R	I	11	00011110011	001010		0F3	
FDVSD	R	I	11	00011110011	001110		0F3	
B.cond	CB	R	8	01010100		2A0	2A7	
STRB	D	I	11	01111000000		3C0		
LDRB	D	I	11	01111000010		3C2		
AND	R	I	11	10001010000		450		
ADD	R	I	11	10001011000		458		
ACONT	I	I	10	1001000100		485	489	
ANDI	I	I	10	1001001000		490	491	
BS	B	B	6	100101		4A0	4BF	
SDIV	R	I	11	10011010110	000010		4D6	
UDIV	R	I	11	10011010110	000011		4D6	
MUL	R	I	11	10011011000	011111		4D8	
UMLH	R	I	11	10011011010		4DA		
UMLH	R	I	11	10011011110		4DE		
DRS	R	I	11	10101010000		550		
ACONS	R	I	11	10101011000		558		
ACONTL	I	I	10	1011000100		588	589	
CONR	I	I	10	1011001000		590	591	
CBZ	CB	R	8	10110100		5A0	5A7	
CBNZ	CB	R	8	10110101		5A8	5AF	
STRSW	D	I	11	10111000000		5C0		
LDRSW	D	I	11	10111000100		5C4		
STRSS	R	I	11	10111000000		5E0		
LDRSS	R	I	11	10111000010		5E2		
STRD	D	I	11	11001000000		640		
LDRD	D	I	11	11001000010		642		
EOR	R	I	11	11001010000		650		
SUB	R	I	11	11001011000		658		
CONR	I	I	10	1101000100		688	689	
CONR	I	I	10	1101001000		690	691	
MOVZ	IM	I	9	110100101		694	697	
LDR	R	I	11	11010011010		69A		
LSL	R	I	11	11010011011		69B		
DR	R	I	11	11010110000		6B0		
ANDR	R	I	11	11010110000		750		
SDRS	R	I	11	11100110000		758		
SHMLH	I	I	10	1111000100		788	789	
SHMLH	I	I	10	1111001000		790	791	
MOVH	IM	I	9	111100101		794	797	
STRD	D	I	11	11111000000		7C0		
LDRD	D	I	11	11111000010		7C2		
STRSD	R	I	11	11111100000		7D0		
LDRSD	R	I	11	11111100010		7E2		

1. Since L, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2<sup>5</sup>) 11-bit opcodes.

## IEEE 754 FLOATING-POINT STANDARD


$$(-1)^s \times (1 + \text{Fraction}) \times 2^{\text{Exponent} - \text{Bias}}$$

where Single Precision Bias = 127,  
Double Precision Bias = 1023

## IEEE Single Precision and Double Precision Formats:

Double Precision Formats:			S.P. MAX = 255, D.P. MAX = 2047		
S	Exponent		Fraction		
31	30	23 22	0		
S	Exponent		Fraction		
63	62	52 51	0		

## MEMORY ALLOCATION



## DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

## EXCEPTION SYNDROME REGISTER (ESR)

Exception Class (EC)	Instruction Length (IL)	Instruction Specific Syndrome field (ISS)
31	26	25 24


## EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

## SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 <sup>3</sup>	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki
10 <sup>6</sup>	Mega-	M	2 <sup>20</sup>	Mebi-	Mi
10 <sup>9</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
10 <sup>12</sup>	Tera-	T	2 <sup>40</sup>	Tebi-	Ti
10 <sup>15</sup>	Peta-	P	2 <sup>50</sup>	Pebi-	Pi
10 <sup>18</sup>	Exa-	E	2 <sup>60</sup>	Exbi-	Ei
10 <sup>21</sup>	Zetta-	Z	2 <sup>70</sup>	Zebi-	Zi
10 <sup>24</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi
10 <sup>27</sup>	milli-	m	10 <sup>13</sup>	fermi-	f
10 <sup>30</sup>	micro-	μ	10 <sup>18</sup>	atto-	a
10 <sup>33</sup>	nano-	n	10 <sup>21</sup>	zepto-	z
10 <sup>36</sup>	pico-	p	10 <sup>24</sup>	yocto-	y

# The TINY Computer



## Main Memory 65536 16-bit words

$M[n]$  –  $n^{\text{th}}$  memory address

$\wedge M[n]$  – content of  $M[n]$

## Register File 16 16-bit “registers”

15 real registers: \$1 ... \$F

1 pseudo-register: \$0 [\$0] = 0

## Immediate values

$I_n$  —  $n$ -bit signed int

$U_n$  —  $n$ -bit unsigned int

$CC$  — 4-bit condition code

## Instructions<sup>0</sup>

ADD  $rT \leftarrow [rA] + [rB]$  <sup>1,2</sup>

AND  $rT \leftarrow [rA] \& [rB]$  <sup>1,3</sup>

BRC  $PC \leftarrow [rA] + U4 + 1$  ~~op~~  $CC$

BRU  $rL \leftarrow PC, PC \leftarrow [rA] + [rB]$  <sup>1</sup>

LDI  $rT \leftarrow \wedge M[[rA] + U4 + 1]$  <sup>1</sup>

LDX  $rT \leftarrow \wedge M[[rA] + [rB]]$  <sup>1</sup>

LIH  $rT_{15..8} \leftarrow I8$  <sup>1</sup>

NOR  $rT \leftarrow \overline{[rA] \mid [rB]}$  <sup>1,3</sup>

SLL  $rT \leftarrow [rA] \ll I4$  <sup>1,3</sup>

SRS  $rT \leftarrow [rA] \gg I4$  <sup>1,3</sup>

SRU  $rT \leftarrow [rA] \ggg I4$  <sup>1,3</sup>

STI  $M[[rA] + U4 + 1] \leftarrow [rS]$

STX  $M[[rA] + [rB]] \leftarrow [rS]$

SUB  $rT \leftarrow [rA] - [rB]$  <sup>1, 2</sup>

SYS system call <sup>4</sup>

## Arithmetic / Logical

0100	<b>ADD</b>	$rT$	$rA$	$rB$
0101	<b>SUB</b>	$rT$	$rA$	$rB$
0110	<b>AND</b>	$rT$	$rA$	$rB$
0111	<b>NOR</b>	$rT$	$rA$	$rB$

## Shift / Load Immediate

1000	<b>LIH</b>	$rT$	$I8$	
1001	<b>SLL</b>	$rT$	$rA$	$U4$
1010	<b>SRS</b>	$rT$	$rA$	$U4$
1011	<b>SRU</b>	$rT$	$rA$	$U4$

## Load/Store

0111	<b>LDI</b>	$rT$	$rA$	$U4$
0110	<b>LDX</b>	$rT$	$rA$	$rB$
0101	<b>STI</b>	$rS$	$rA$	$U4$
0100	<b>STX</b>	$rS$	$rA$	$RB$

## Branch/Special

0011	<b>BRC</b>	$C$	$rA$	$U4$
0010	<b>BCU</b>	$rL$	$rA$	$rB$
0001	<b>reserved</b>			
0000	<b>SYS</b>	$U12$		

## Condition Codes

0000	<b>true</b>	$TT$
0001	<b>false</b>	$FF$
0010	$A = B$ signed	$EQ$
0011	$A \neq B$ signed	$NE$
0100	$A < B$ signed	$LT$
0101	$A \leq B$ signed	$GE$
0110	$A \geq B$ signed	$LE$
0111	$A > B$ signed	$GT$
1000	<b>true</b>	
1001	<b>false</b>	
1010	$A = B$ unsigned	
1011	$A \neq B$ unsigned	
1100	$A < B$ unsigned	$LTU$
1101	$A \leq B$ unsigned	$GEU$
1110	$A \geq B$ unsigned	$LEU$
1111	$A > B$ unsigned	$GTU$

## Notes

<sup>0</sup>  $PC \leftarrow PC + 1$  *before* instruction execution

<sup>1</sup> \$0 *not* changed

<sup>2</sup> Determines flags: **z**, **n**, **c**, **o**

<sup>3</sup> Determines flags: **z**, **n**,

<sup>4</sup> No op ~~op~~  $U12 = 0$

# Understanding Performance

From *qualitative* to *quantitative* analysis

Performance metrics (what to measure)

What does “performance” mean?

Performance equations

***Relative performance***

***CPU time equation***

***Amdahl's law***

Statistical tools

**Average and weighted average**

# Performance Metrics

Different measures of airplane “performance”?

**Speed** (mph) ?





**Range** (miles) ?

**Capacity** (passengers) ?

**Throughput** (passengers miles per hour) ?

Airplane	Passenger capacity	Cruising range (miles)	Cruising speed (m.p.h.)	Passenger throughput (passengers × m.p.h.)
Boeing 777	375	4630	610	228,750
Boeing 747	470	4150	610	286,700
BAC/Sud Concorde	132	4000	1350	178,200
Douglas DC-8-50	146	8720	544	79,424

# Airplane Performance Metrics





# Computer Performance Metrics

**Execution (response) time (seconds)**

$$\text{CPU}_{\text{time}} + \text{I/O}_{\text{time}}$$

**Throughput (tasks per hour)**

**Availability (percent)**  $\frac{MTTF}{MTTF + MTTR}$

*MTTF* — Mean Time To Failure (years)

*MTTR* — Mean Time To Repair (minutes)

**Execution energy (joules)**

**Throughput cost (tasks per hour per dollar)**

...

# Execution Time & Performance

## Definition

$$\text{Performance}_X \equiv \frac{1}{\text{ExecutionTime}_X} \quad P_X \equiv \frac{1}{E_X}$$

*Better performance mean shorter execution time*

## Relative performance

X is ***n*** times *as fast as* Y if and only if

$$\mathbf{n} = \frac{P_X}{P_Y} = \frac{E_Y}{E_X}$$

Y takes ***n*** times as long as X to execute

# Relative Performance

If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds, how much faster is A than B?

We know that A is  $n$  times as fast as B if

$$\frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{Execution time}_B}{\text{Execution time}_A} = n$$

Thus the performance ratio is

$$\frac{15}{10} = 1.5$$

and A is therefore 1.5 times as fast as B.

In the above example, we could also say that computer B is 1.5 times *slower than* computer A, since

$$\frac{\text{Performance}_A}{\text{Performance}_B} = 1.5$$

means that

$$\frac{\text{Performance}_A}{1.5} = \text{Performance}_B$$

# CPU Time Equation

Program execution time = CPU<sub>time</sub> + I/O<sub>time</sub>

CPU<sub>time</sub> — key metric of **processor** performance

We will return to I/O<sub>time</sub> later in the course

CPU<sub>time</sub> = # instructions • (average) instruction<sub>time</sub>

instruction<sub>time</sub> = (average) cycles per instruction • cycle<sub>time</sub>

cycle<sub>time</sub> =  $\frac{\# \text{ seconds}}{\text{cycle}}$  =  $\frac{1}{\text{clock}_{\text{rate}}}$  (seconds)

clock<sub>rate</sub> (Hertz — cycles per second)

$$\text{CPU}_{\text{time}}(\text{execution}) = \frac{\# \text{ instructions}}{\text{execution}} \cdot \frac{\# \text{ cycles}}{\text{instruction}} \cdot \frac{\# \text{ seconds}}{\text{cycle}}$$

Components of performance	Units of measure
CPU execution time for a program	Seconds for the program
Instruction count	Instructions executed for the program
Clock cycles per instruction (CPI)	Average number of clock cycles per instruction
Clock cycle time	Seconds per clock cycle

Figure 1.15 shows the basic measurements at different levels in the computer and what is being measured in each case. We can see how these factors are combined to yield execution time measured in seconds per program:

$$\text{Time} = \text{Seconds/Program} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock cycle}}$$

Always bear in mind that the only complete and reliable measure of computer performance is time. For example, changing the instruction set to lower the instruction count may lead to an organization with a slower clock cycle time or higher CPI that offsets the improvement in instruction count. Similarly, because CPI depends on type of instructions executed, the code that executes the fewest number of instructions may not be the fastest.

# Performance Equations

Performance – inverse of execution time

$$\text{performance: } P_x \equiv \frac{1}{T_x} \quad \text{relative performance: } \frac{P_x}{P_y} = \frac{T_y}{T_x}$$

## CPU time equation

$$T_{CPU}(\text{execution}) = \frac{\# \text{ instructions}}{\text{execution}} \cdot \frac{\# \text{ cycles}}{\text{instruction}} \cdot \frac{\# \text{ seconds}}{\text{cycle}}$$

## Amdahl's law

$$T_{new} = \frac{\text{fraction affected} \cdot T_{old}}{\text{improvement}} + \text{fraction not affected} \cdot T_{old}$$

# Relative CPU<sub>time</sub> Performance

$$T_{CPU}(\text{execution}) = \frac{\# \text{ instructions}}{\text{execution}} \cdot \frac{\# \text{ cycles}}{\text{instruction}} \cdot \frac{\# \text{ seconds}}{\text{cycle}}$$

$$\begin{aligned} T_X &= \# \text{ instructions}_X \cdot \text{CPI}_X \cdot \text{cycleTime}_X \\ &= \frac{\# \text{ instructions}_X \cdot \text{CPI}_X}{\text{clockRate}_X} \end{aligned}$$

$$\frac{P_X}{P_Y} = \frac{T_Y}{T_X} = \frac{\# \text{ instructions}_Y \cdot \text{CPI}_Y \cdot \text{cycleTime}_Y}{\# \text{ instructions}_X \cdot \text{CPI}_X \cdot \text{cycleTime}_X}$$

$$\frac{P_X}{P_Y} = \frac{T_Y}{T_X} = \frac{\# \text{ instructions}_Y \cdot \text{CPI}_Y \cdot \text{clockRate}_X}{\# \text{ instructions}_X \cdot \text{CPI}_X \cdot \text{clockRate}_Y}$$

# A New Computer Design

Our favorite program runs in **10 seconds** on computer **A**, which has a **2 GHz** clock. We are trying to help a computer designer build a computer, **B**, which will run this program in **6 seconds**. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer **B** to require **1.2 times as many clock cycles** as computer **A** for this program.

What **clock rate** should we tell the designer to target?



# A New Computer Design

Let's first find the number of clock cycles required for the program on A:

$$\text{CPU time}_A = \frac{\text{CPU clock cycles}_A}{\text{Clock rate}_A}$$

$$10 \text{ seconds} = \frac{\text{CPU clock cycles}_A}{2 \times 10^9 \frac{\text{cycles}}{\text{second}}}$$

$$\text{CPU clock cycles}_A = 10 \text{ seconds} \times 2 \times 10^9 \frac{\text{cycles}}{\text{second}} = 20 \times 10^9 \text{ cycles}$$

CPU time for B can be found using this equation:

$$\text{CPU time}_B = \frac{1.2 \times \text{CPU clock cycles}_A}{\text{Clock rate}_B}$$

$$6 \text{ seconds} = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{\text{Clock rate}_B}$$

$$\text{Clock rate}_B = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}} = \frac{0.2 \times 20 \times 10^9 \text{ cycles}}{\text{second}} = \frac{4 \times 10^9 \text{ cycles}}{\text{second}} = 4 \text{ GHz}$$

To run the program in 6 seconds, B must have twice the clock rate of A.

# A New Computer Design

$$\frac{P_{\textcolor{red}{X}}}{P_{\textcolor{blue}{Y}}} = \frac{T_{\textcolor{blue}{Y}}}{T_{\textcolor{red}{X}}} = \frac{\# \text{ instructions}_{\textcolor{blue}{Y}} \cdot \text{CPI}_{\textcolor{blue}{Y}} \cdot \text{clockRate}_{\textcolor{red}{X}}}{\# \text{ instructions}_{\textcolor{red}{X}} \cdot \text{CPI}_{\textcolor{red}{X}} \cdot \text{clockRate}_{\textcolor{blue}{Y}}}$$

$$\frac{T_A}{T_B} = \frac{10}{6} = \frac{\# \text{ instructions} \cdot \text{CPI}_A \cdot \text{clockRate}_B}{\# \text{ instructions} \cdot \text{CPI}_B \cdot \text{clockRate}_A}$$

$$\frac{10}{6} = \frac{\# \text{ instructions} \cdot \text{CPI}_A \cdot \text{clockRate}_B}{\# \text{ instructions} \cdot 1.2 \cdot \text{CPI}_A \cdot 2 \text{ GHz}}$$

$$\text{clockRate}_B = \frac{10 \cdot 1.2 \cdot 2}{6} \text{ GHz} = 4 \text{ GHz}$$

# Which Computer is Faster

Suppose we have two implementations of the same instruction set architecture.

Computer **A** has a clock cycle time of **250 ps** and a **CPI of 2.0** for some program, and computer **B** has a clock cycle time of **500 ps** and a **CPI of 1.2** for the same program.

Which computer is faster for this program and by how much?

# Which Computer is Faster?

We know that each computer executes the same number of instructions for the program; let's call this number  $I$ . First, find the number of processor clock cycles for each computer:

$$\text{CPU clock cycles}_A = I \times 2.0$$

$$\text{CPU clock cycles}_B = I \times 1.2$$

Now we can compute the CPU time for each computer:

$$\begin{aligned}\text{CPU time}_A &= \text{CPU clock cycles}_A \times \text{Clock cycle time} \\ &= I \times 2.0 \times 250 \text{ ps} = 500 \times I \text{ ps}\end{aligned}$$

Likewise, for B:

$$\text{CPU time}_B = I \times 1.2 \times 500 \text{ ps} = 600 \times I \text{ ps}$$

Clearly, computer A is faster. The amount faster is given by the ratio of the execution times:

$$\frac{\text{CPU performance}_A}{\text{CPU performance}_B} = \frac{\text{Execution time}_B}{\text{Execution time}_A} = \frac{600 \times I \text{ ps}}{500 \times I \text{ ps}} = 1.2$$

We can conclude that computer A is 1.2 times as fast as computer B for this program.

# Which Computer is Faster?

$$\frac{P_{\textcolor{red}{X}}}{P_{\textcolor{blue}{Y}}} = \frac{T_{\textcolor{blue}{Y}}}{T_{\textcolor{red}{X}}} = \frac{\# \text{ instructions}_{\textcolor{blue}{Y}} \cdot \text{CPI}_{\textcolor{blue}{Y}} \cdot \text{cycleTime}_{\textcolor{blue}{Y}}}{\# \text{ instructions}_{\textcolor{red}{X}} \cdot \text{CPI}_{\textcolor{red}{X}} \cdot \text{cycleTime}_{\textcolor{red}{X}}}$$

$$\begin{aligned} \frac{P_A}{P_B} &= \frac{\# \text{ instructions} \cdot \text{CPI}_B \cdot \text{cycleTime}_B}{\# \text{ instructions} \cdot \text{CPI}_A \cdot \text{cycleTime}_A} \\ &= \frac{\# \text{ instructions} \cdot 1.2 \cdot 500 \text{ ps}}{\# \text{ instructions} \cdot 2.0 \cdot 250 \text{ ps}} \\ &= \frac{1.2 \cdot 500}{2.0 \cdot 250} = \frac{600}{500} = 1.2 \end{aligned}$$

Computer **A** is 1.2 times faster than Computer **B**

# Comparing Code Segments

A compiler designer is trying to decide between two code sequences for a particular computer. The hardware designers have supplied the following facts:

	CPI for each Instruction class		
	A	B	C
CPI	1	2	3

For a particular high-level language statement, the compiler writer is considering two code sequences that require the following instruction counts:

Code sequence	Instruction counts for each Instruction class		
	A	B	C
1	2	1	2
2	4	1	1

Which code sequence executes the most instructions? Which will be faster? What is the CPI for each sequence?

Sequence 1 executes  $2 + 1 + 2 = 5$  instructions. Sequence 2 executes  $4 + 1 + 1 = 6$  instructions. Therefore, sequence 1 executes fewer instructions.

We can use the equation for CPU clock cycles based on instruction count and CPI to find the total number of clock cycles for each sequence:

$$\text{CPU clock cycles} = \sum_{i=1}^n (\text{CPI}_i \times C_i)$$

This yields

$$\text{CPU clock cycles}_1 = (2 \times 1) + (1 \times 2) + (2 \times 3) = 2 + 2 + 6 = 10 \text{ cycles}$$

$$\text{CPU clock cycles}_2 = (4 \times 1) + (1 \times 2) + (1 \times 3) = 4 + 2 + 3 = 9 \text{ cycles}$$

So code sequence 2 is faster, even though it executes one extra instruction. Since code sequence 2 takes fewer overall clock cycles but has more instructions, it must have a lower CPI. The CPI values can be computed by

$$\text{CPI} = \frac{\text{CPU clock cycles}}{\text{Instruction count}}$$

$$\text{CPI}_1 = \frac{\text{CPU clock cycles}_1}{\text{Instruction count}_1} = \frac{10}{5} = 2.0$$

$$\text{CPI}_2 = \frac{\text{CPU clock cycles}_2}{\text{Instruction count}_2} = \frac{9}{6} = 1.5$$

# Comparing Code Segments

$$T_X = \# \text{ instructions}_X \cdot \text{CPI}_X \cdot \text{cycleTime}_X$$

$$\begin{aligned} \text{cycles}_X &= \# \text{ instructions}_X \cdot \text{CPI}_X \\ &= \text{A-cycles}_X + \text{B-cycles}_X + \text{C-cycles}_X \end{aligned}$$

$$\text{cycles}_1 = \# \text{A-instr}_1 \cdot \text{CPI}_A + \# \text{B-instr}_1 \cdot \text{CPI}_B + \# \text{C-instr}_1 \cdot \text{CPI}_C$$

$$\text{cycles}_2 = \# \text{A-instr}_2 \cdot \text{CPI}_A + \# \text{B-instr}_2 \cdot \text{CPI}_B + \# \text{C-instr}_2 \cdot \text{CPI}_C$$

$$\text{cycles}_1 = 2 \cdot 1 + 1 \cdot 2 + 2 \cdot 3 = 10 \qquad \text{CPI}_1 = \frac{10}{5} = 2.0$$

$$\text{cycles}_2 = 4 \cdot 1 + 1 \cdot 2 + 1 \cdot 3 = 9 \qquad \text{CPI}_2 = \frac{9}{6} = 1.5$$



# Check Yourself

A given application written in Java runs 15 seconds on a desktop processor. A new Java compiler is released that requires only 0.6 as many instructions as the old compiler. Unfortunately, it increases the CPI by 1.1. How fast can we expect the application to run using this new compiler? Pick the right answer from the three choices below:

a.  $\frac{15 \times 0.6}{1.1} = 8.2 \text{ sec}$

b.  $15 \times 0.6 \times 1.1 = 9.9 \text{ sec}$

c.  $\frac{15 \times 1.1}{0.6} = 27.5 \text{ sec}$

# CPU Time Equation

$$\frac{P_X}{P_Y} = \frac{T_Y}{T_X} = \frac{\# \text{ instructions}_Y \cdot \text{CPI}_Y \cdot \text{clock rate}_X}{\# \text{ instructions}_X \cdot \text{CPI}_X \cdot \text{clock rate}_Y}$$

$$\frac{T_J}{T_K} = \frac{\# \text{ instructions}_J \cdot \text{CPI}_J \cdot \text{clock rate}_K}{\# \text{ instructions}_K \cdot \text{CPI}_K \cdot \text{clock rate}_J}$$

$$\frac{15 \text{ seconds}}{T_K} = \frac{\cancel{\# \text{ instructions}_J} \cdot \text{CPI}_J \cdot \text{clock rate}_J}{\cancel{\# \text{ instructions}_J} \cdot 0.6 \cdot \text{CPI}_J \cdot 1.1 \cdot \text{clock rate}_J}$$

$$T_K = 15 \cdot 0.6 \cdot 1.1 = 9.9 \text{ seconds}$$

# Basic Statistical Tools

Given values:  $\{v_1, v_2, \dots, v_N\}$  & weights:  $\{w_1, w_2, \dots, w_N\}$

*average:*  $\bar{v} \equiv \frac{\sum_{i=1}^N v_i}{N}$

*total weight:*  $W \equiv \sum_{i=1}^N w_i$     *normalized weight:*  $q_i \equiv \frac{w_i}{W}$      $(\sum_{i=1}^N q_i = 1)$

*weighted average:*  $\frac{\sum_{i=1}^N w_i v_i}{\sum_{i=1}^N w_i} = \frac{\sum_{i=1}^N w_i v_i}{W} = \sum_{i=1}^N \frac{w_i}{W} v_i = \sum_{i=1}^N q_i v_i$

# Grade Point Average

$$GPA \equiv \frac{\sum_{c \in \text{Courses}} \text{GradePoint}(c) \cdot \text{Hours}(c)}{\sum_{c \in \text{Courses}} \text{Hours}(c)}$$

# Typical Instruction Statistics

Instruction types, frequencies, and execution times

50% ALU instructions 5 CPI

30% Memory instructions

20% Load 8 CPI

10% Store 6 CPI

20% Branch instructions 10 CPI

0.5% Special instructions

# Average Cycles Per Instruction

(Weighted) average CPI

$$\begin{aligned} &= q_{\text{ALU}} T_{\text{ALU}} + q_{\text{Load}} T_{\text{Load}} + q_{\text{Store}} T_{\text{Store}} + q_{\text{Branch}} T_{\text{Branch}} \\ &= 0.5 \cdot 5 + 0.2 \cdot 8 + 0.1 \cdot 6 + 0.2 \cdot 10 \\ &= 2.5 + 1.6 + 0.6 + 2.0 \\ &= 6.7 \text{ cycles} \quad \text{approximation: } 20 / 6.7 \approx 3 \end{aligned}$$

Execution time fraction by instruction type

ALU	2.5 / 6.7	~ 37.5%
Load	1.6 / 6.7	~ 24.0%
Store	0.6 / 6.7	~ 9.0%
Branch	2.0 / 6.7	~ 30.0%

# Performance Equations

Performance – inverse of execution time

$$\text{performance: } P_x \equiv \frac{1}{T_x} \quad \text{relative performance: } \frac{P_x}{P_y} = \frac{T_y}{T_x}$$


CPU time equation

$$T_{CPU}(\text{execution}) = \frac{\# \text{ instructions}}{\text{execution}} \cdot \frac{\# \text{ cycles}}{\text{instruction}} \cdot \frac{\# \text{ seconds}}{\text{cycle}}$$

**Amdahl's law**

$$T_{new} = \frac{\text{fraction affected} \cdot T_{old}}{\text{improvement}} + \text{fraction not affected} \cdot T_{old}$$

# Amdahl's Law



$$T_{\text{old}} = \text{affected} + \text{unaffected}$$




$$T_{\text{new}} = \text{improved} + \text{unaffected}$$



$$\text{SpeedUp} = \text{affected} / \text{improved}$$



$$\text{Overall SpeedUp} = T_{\text{old}} / T_{\text{new}}$$



$$(\text{fraction affected}) \quad F_a = \text{affected} / T_{\text{old}}$$



$$(\text{fraction unaffected}) \quad \bar{F}_a = \text{unaffected} / T_{\text{old}}$$





# Improving a Race Car

	% time	% fuel useage	% tire ware	% miles
acceleration	5	30	10	10
cruise	90	50	50	20
brake	5	10	40	40
turns	15	10	10	30



# Average Cycles Per Instruction

(Weighted) average CPI

$$\begin{aligned} &= q_{\text{ALU}} T_{\text{ALU}} + q_{\text{Load}} T_{\text{Load}} + q_{\text{Store}} T_{\text{Store}} + q_{\text{Branch}} T_{\text{Branch}} \\ &= 0.5 \cdot 5 + 0.2 \cdot 8 + 0.1 \cdot 6 + 0.2 \cdot 10 \\ &= 2.5 + 1.6 + 0.6 + 2.0 \\ &= 6.7 \text{ cycles} \quad \text{approximation: } 20 / 6.7 \approx 3 \end{aligned}$$

Execution time fraction by instruction type

ALU	2.5 / 6.7	~ 37.5%
Load	1.6 / 6.7	~ 24.0%
Store	0.6 / 6.7	~ 9.0%
Branch	2.0 / 6.7	~ 30.0%

# CPU Time Equation

$$T_{CPU}(\text{execution}) = \frac{\# \text{ instructions}}{\text{execution}} \cdot \frac{\# \text{ cycles}}{\text{instruction}} \cdot \frac{\# \text{ seconds}}{\text{cycle}}$$

If  $T_{CPU}(\text{execution}) \approx 20$  seconds,  $\text{cycle}_{\text{time}} = 10^{-9}$  seconds

$$20 \text{ seconds} \approx \# \text{ instructions} \cdot 6.7 \cdot 10^{-9} \text{ seconds}$$

$$\# \text{ instructions} \approx \frac{20}{6.7 \cdot 10^{-9}} \approx 3 \cdot 10^9$$

$$\text{instruction}_{\text{time}} = \frac{\# \text{ seconds}}{\text{instruction}} = \frac{\# \text{ cycles}}{\text{instruction}} \cdot \frac{\# \text{ seconds}}{\text{cycle}}$$

# Amdahl's Law 1

$$T_{new} = \frac{\text{fraction affected} \cdot T_{old}}{\text{improvement}} + \text{fraction not affected} \cdot T_{old}$$

Improvement  $X$

reduces ALU instructions time from 5 to 4 *ns*

$$T_X = \frac{\text{fraction affected} \cdot 20 \text{ sec}}{\text{improvement}} + \text{fraction not affected} \cdot 20 \text{ sec}$$

$$T_X = \left( \frac{\frac{2.5}{6.7} 20}{\frac{5}{4}} + \frac{4.2}{6.7} 20 \right) \text{ sec} \approx \left( \frac{7.5}{1.25} + 12.6 \right) \text{ sec} = 18.6 \text{ sec}$$

# Amdahl's Law 2

$$T_{new} = \frac{\text{fraction affected} \cdot T_{old}}{\text{improvement}} + \text{fraction not affected} \cdot T_{old}$$

Improvement  $Y$

reduces Load instructions time from 8 to 4 *ns*

$$T_Y = \frac{\text{fraction affected} \cdot 20 \text{ sec}}{\text{improvement}} + \text{fraction not affected} \cdot 20 \text{ sec}$$

$$T_Y = \left( \frac{\frac{1.6}{6.7} 20}{\frac{8}{4}} + \frac{5.1}{6.7} 20 \right) \text{sec} \approx \left( \frac{4.8}{2} + 15.3 \right) \text{sec} = 17.7 \text{ sec}$$

# Amdahl's Law 3

$$T_{new} = \frac{\text{fraction affected} \cdot T_{old}}{\text{improvement}} + \text{fraction not affected} \cdot T_{old}$$

Improvement  $Z$

reduces Store instructions time from 6 to 2 *ns*

$$T_Z = \frac{\text{fraction affected} \cdot 20 \text{ sec}}{\text{improvement}} + \text{fraction not affected} \cdot 20 \text{ sec}$$

$$T_Z = \left( \frac{\frac{0.6}{6.7} 20}{\frac{6}{2}} + \frac{6.1}{6.7} 20 \right) \text{sec} \approx \left( \frac{1.8}{3} + 18.3 \right) \text{sec} = 18.9 \text{ sec}$$

# Amdahl's Law 4

$$T_{new} = \frac{\text{fraction affected} \cdot T_{old}}{\text{improvement}} + \text{fraction not affected} \cdot T_{old}$$

Improvement  $W$

reduces Branch instruction time from 10 to 5 *ns*

$$T_w = \frac{\text{fraction affected} \cdot 20 \text{ sec}}{\text{improvement}} + \text{fraction not affected} \cdot 20 \text{ sec}$$

$$T_w = \left( \frac{\frac{2.0}{6.7} 20}{\frac{10}{5}} + \frac{4.7}{6.7} 20 \right) \text{sec} \approx \left( \frac{6}{2} + 14.1 \right) \text{sec} = 17.1 \text{ sec}$$



# Relative Performance

$$\text{performance: } P_x \equiv \frac{1}{T_x} \quad \text{relative performance: } \frac{P_x}{P_y} = \frac{T_y}{T_x}$$

$$\frac{P_X}{P_{old}} = \frac{T_{old}}{T_X} = \frac{20}{18.6} \approx 1.075$$

$$\frac{P_Y}{P_{old}} = \frac{T_{old}}{T_Y} = \frac{20}{17.7} \approx 1.130$$

$$\frac{P_Z}{P_{old}} = \frac{T_{old}}{T_Z} = \frac{20}{18.9} \approx 1.058$$

$$\frac{P_W}{P_{old}} = \frac{T_{old}}{T_Z} = \frac{20}{17.1} \approx 1.170$$